Part Number Hot Search : 
PT23101 RKL4KD 10004 87C196KD 10A10 BCM6420 ZXF103 STP4N
Product Description
Full Text Search
 

To Download DAC1138 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  analog devices high resolution 16- and 18-bit certificate of calibration each dacl138 has been calibrated with equipment and methocs that are traceable to the national bureeu of stand- ards (nbs). a certificate of performance is sent with each unit, which includes linearity test data. digital-to-analog convefters :.]:;* .it zero 7i adjust 70 5k sense 69 current out 68 l0k sense : features dacl138 18'bit resolution and accuracv (38gv, 1 part in 262,1441 nonlinearity 1/2lsb max (daci 138k) excellent stability settlins to 1/2lsb (0.0002%) in 1ops hermetically-sealed sem iconductors dac1136 16-bit resolution and accuracy n52pv,1 part in 65,536) low cost nonlinearity 1/2lsb max (daci136k, l) settling to 1/2lsb max (0.0008%) in qrs deglitcher iv eliminates dac glitches available on dacl 136/1 138 card-mounted assembly general description the dac113 6/1138 are complete self-contained culrent or voltage output modular digital-to-analog converters with resolutions and accuracies of 1.6 and 18 bits' the dac1136/1138 combine precision current sources with state-of-the-art steering switches to produce a very linear output. inputs to these converters are compatible with ttl levels, the converters have a current output of -2ma full scale. a voltage output can be obtained by connecting the internal amplifier to the current output by means of jumpers. by using additional jumpers, the user can select any one of the fol- lowing output ranges: o to +5v,0 to +10v, l5v, or t10v. the dac113 6/1138 are available on card-mounted assemblies. in this configuration, selectable options include' input codes, output amplifiers, and a high speed transient-suppressing deglitcher module, deglitcher iv. where to use high resolution dacs the dac113 6lll38 deliver exceptional accuracy for a broad range of ciisplay, test and instrumentation applications. the dac1136, with a resolution of 16 bits or 1 part in 65'536' and thc DAC1138 with a resolution of 18 bits or 1 part in 262,1++ are ideally suited for applications requiring wide dynamic range measurement and control. applications include data acquisition systems' high resolution crt displays, auto- matic semiconductor testing, p hoto-typesetting, f re quency synthesis and nuclear reactor control. information {urnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use; nor for any infringements of patents or other rights of third panies which may result from its use. no license is granted by implica- iion or otherwise under any patent or patent rights of analog devices. *dacl]38 only figure l block diagram and pin designations p.o. box 28o; norwood, massachusetts 02062 u.s.a. tel: 617132947o0 twx: 710/394'6577 telex: 924491 cables: analog norwoodmass msb att 2 8tt 3 bit 4 bit 5 bit 6 bit 7 bit 8 bit 9 bit 1o bit 11 bit 12 8tr 13 gtr 14 stt 15 bit 16 *brt 17 'l::18 ,r 5v common 53 ref in 52 ref out 49 gain 48 gain 47 amp out 46 tsipolar offset out e amp in 16 17 18 19 23 24 26 27 29 30 32 34
spec ificati(ins (typical @ + 25"c, rated power supplies unless othenyise noted; specifications for mounting card with smllif ierldeglitc her opiions same asllodule- udgss otherwise noted) dacll36 on mounting card with amplilier/deglitcher options. dacll36 module ikl . :- "'-^ _*.. l6 resolution, bits accuracy integral nonlinearity differential nonlinearity gain and offset error (externally adjustable) analogoutput unipolar mode bipolar mode output range (pin selectable) ilsb max i llsbmax i :: i/2lsb max t i/2lsb max i * llzlsbmax | * lz2lsb-a* gain, offset and glitch-nulling adjustments provided on the mounting card. 2ma to oma - lmato + lma 0to +5v,0to + l0v, -!5v, t l0v ttl/cmos; see figure 2 complementary binary (comp bin) | bin, comp bin, 2's comp, comp 2's comp complementary offset binary (comp obin) i obin, comp obin digital inputs inputcodes unipolar mode bipolar mode strobe input dynamic characteristics settlingtineto li2lsb current full scale step lsb step voltage unipolar(l0v step) bipolar (20v step) lsb step slcw rate iemperature coefficients ppm of fstu"c)r inregral nonlinearity differential nonlinearity gain iexcluding vp1;1.) 0ffsct unipolar mode bipolar,\lode isign plus magbin, comp sign plus mag bin i one standard series 74ls load, leading-edge none 90ps 250ps 8ps lv/ps 80ps 90ps 8ps 2vlps 25ps 30ps 8ps 20v/ps triggered, pulse width l00ns minimum voltage output, only voltage output, only 45ps 60ps 8ps 6v/ps t l.5 max t 1.5 max t8max t 0.5 stability, long term ,ppm offsrr 1,000 hrs.)2 bipolar mode l output current (bv -- l0okhz) output voltage (bw - 0. l-lohz) ,, 0\'ial i i'scode; "zero") ,, 5\'imsb = 0code;"half scale") ', l0\' ral i 0's codel "full scale") 0.5na rms 4pv pk-pk 6pv pk-pk 9pv pk-pk 30pv rms voltage output, only 40pvrms i t 50pv :r 5pv/"c 35pv rms t 2mv max t l00pv t l0pv/"c via internal schottky diodes :t20pv ! tl0opv :t0.lpv/"c i * tsrrvfc fl,x drift currcnt output (pin 69) !oltage protection source resistance unipolar mode bipolar mode source capacitance rhference voltage (vrr,r.) !oltagc i z()r-r :200o) \oisc.bv':0.1-lohz) tcmpco pbv nn il'pi;li realtteements1* - iv dc. i 59i, : l5\'dc. t5o/o pou'er supply rejection ( t i 5v dc) gain or offset vs. fsr dilfcrential nonlinearity -i*r rnolirsmal-*- operat ing'lemperaturc storage -femperaturc humiditv >33ko >5ko i 50pf + 6.000v (maximum error, 3pv pk-pk 5ppm/'c 9ma r 30ma :t 38ma l00db notes r.vaximum temperature ccfficients guaranteed from l5'c to 35'c, (ypical from 0 to + 70'c. 'recommended dnl calibration check: 6 months. - 55'c ro + 85'c rrecommended power supply: analog devices model 923. specrfi catrons subiect ro change wrthout notice. -2- 0to +70'c - 55"c ro + 85"c 5% to 95%, noncondensing i -:s'cto +ss'c 80db t l/4lsbpervoltav5 55"c ro + 85'c
spec i ft cat| 0 ns'y.'[lfi:# + 25"c, rated power supplies unless otherwise noted; specifications for mounting card with same as m0dule unless otherwise noted) daci138 on mounting card with amplifi er/deglitcher optrons. deglitcher iv { low drift 2l4l (internal ad542k) i w,/wo deglitcher resolution,bits accuracy integral nonlinearity differential nonlinearity gain and offset error (externally adiustable) analogoutput unipolar mode bipolar mode voltage output range (pin selectable) digital inputs inputcodes unipolar mode bipolar mode dacll3s module l/2lsb max l/2lsb max - 2ma to ona lma to + lma 0ro + 5v,0to + lov, 15v, a lov l0ps 8ps i 75ps l40ps l8ps 2vlgs i i galn, oftset and glitch-nulling adiustments i provided on the mounting card. **1-*-**"-- l i i voltage output, only voltage output, only strobe input dynamic characteristics senlingtimeto li2lsb current full scale step lsb step voltage unipolar (l0v step) bipolar (20v step) lsb step slew rate temperature coefficients (ppm of fsr7"c) integral nonlinearity differential nonlinearity gain (excluding vpsp) offset unipolar mode bipolar mode stability, longterm (ppm of fsrjl,000 hrs.)' gain (excluding vqsil offset noise (include vp6p; double for bipolar mode) outputcurrent (b'v - l00khz) output voltage (brjfl = 0. l-l0hz) (a 0v(ali i'scode; "zero") (r 5v(msb = 0code;"half scale") (rr 10v(al i0'scode; "full scale") outputvoltage(bw = l00khz) voltage compliance (amolifi er max ee5 allowed for rated accuracy initial eos (factory adi.) e65 drift current output (pin 69) voltage protection source resistance unipolar mode bipolar mode source capacitance voltage (zour -200q) noise(brv = 0.1-l0hz) tempco power supply requirements, +5vdc, t5% tl5vdc, a5% 80ps 90ps i 8ps mlrs ! 45ps j 60ps i l8ps i - "- 9y/p:* t 0.3 t 0.4 t 0.8 a 0.5 :tl i :t0.5 i to.l 0.5na rms 4pv pk-pk 6pv pk-pk 9pv pk-pk 30pv rms t 200pv max * l00pv * l0pv/'c via internal schottky diodes >33k() >5ko l50pf voltage output, only 40pv rms ,t 50pv t 5pvi'c :t 2opv * 0. i pv/'c i po!/er supply rejection( t l5v dc) gain or offset vs. fsr differential nonlinearitv operating temperature storage temperature humidity notes: rrecommended dnl calibrarion check: 6 motrrhs. 2recommended powersupply analog devices: model 923 specificatrons subjecr ro change wrrhour norice. +6.000v(maximumerror, +0.024v) i 3pv pk-pk 5ppm/"c l 80db i i/4lsb volt av 0 to + 70'c 55'c ro + 85"c - 55'c ro + 85"c 5% to 95%, -3- 55'c to + 85'c
characteristic curves* 0.0(x)1 0.1 llls 'l0ps 100ps lms 10ms settling time settling time (voltage output) vs. %'of'full-scale' error for 10v ouput step (0v * +l?v) input considerations the dac113 611138 may be driven by ttl or cmos as shown in figure 2. note that the ttl input is shown with inputs for both a direct "totem pole" ttl gate and open collector (or "pull-up") configurations. 2a. ttl totem polet 2b. switch or relay lnqut" , fob rrl w,rh open ""1i..l1"1i"3::.."^. .,...,, convefters have internal loko pull-up on each input to 3.8v. 2. use spst sv{itch or relay to ground. when switch is open, the internal loko will pull input up to 3.8v. figure 2. lnput connections output connections and guarding the dac113 6/1138 output connections for various voltage ranges are shown in figure 3. since an lsb is only 38pv (at 10 volts full scale for the DAC1138), care must be exercised to properly guard the current output of the converter from leakage current. any connection made to the dac's current output (pin 69) should be guarded. suggested printed circuit board guarding is shown in figure 3. the optional card-mounted assemblies of the dacl136lll38 have been carefully designed for optimum guarding and performance. dac connect?d for ilov figure 3. output voltage connections and suggested pcb guarding (unipolar and biqolar) .g e o.o1 :r i u s 0.001 z j f g g e 0.0r ;e i g t $ o.oor z l f 4 g = e o.or be i u s 0.fi)'l z f f u 1ps 10ps lo0gs 1ms 10ms settling time settling time (voltage output) vs. /o-of'full-scale- enir for 20v output step (+l}v + -l?v) %lsb @ 12 bits 14 l5 16 17 %lsb @ 18 b|ts %lsb @ 12 b|ts 14 15 16 17 %lsb @ 18 brrs %lsb @ 12 b|ts 13 14 15 16 1? %lsb @ r8 b|ts 0.1 o.1 --!--- r-+-: -,--i- :-...'''."' :.::-"'; _ 'i"-t :tt, '':'-- l-;:-:-- -.-" ":; ; ..-..-.- - - - ;: ;;^-^- - t -.- --- -.1 10ps 1009s lms settling time settling time (voltage auquil vs. o/o'of-full-scale-error for lsb steps (essentially lndependent of amplifier used). with degtitcher i v, the lsb step at the maior carry settles as fast as the typical lsb step, following the | | w hold period. tnote: all curves typical f.s. = full scale ---';a- - --.1 guard foil dac connected for 0v ro +5v dac connected for ov to +iov dac connected for !5v lo lo o o o o o i , issr 6s 53 s2 49 48 47 | tt:l at rated supply voltage. -l
cvv 100k 20f offset adjust gain and offset adjustments the gain and offset adjustments are made with external potentiometers which the user supplies. with the appropriate digital inputs applied, these potentiometers are adjusted until the desired output voltage is obtained. the proper connec- tions for offset and gain are shown in figure 4. the volt- meter used to measure the output should be capable of stable resolution of 1/4lsb in the region of zero and full scale. because of the interaction berween offset and gain adjust- ments, the adjustment procedure described below should be carefully followed. offset adjustment affects gain, but gain adjustment does not affect offset. differential lin earity adj ustment each dac1136l1138 has been factory calibrated and tested to achieve the performance indicated in the electrical specifications. before attempring recalibration, it is imperative that the circuit be checked to confirm that all previously de- scribed precautions have been taken to insure proper applica- tion at the 16- or 18-bir level. basically, the dac is trimmed by comparing a bit to the sum of all lower bits, and adjusting, if necessary, for a one lsb positive difference. the top 4 major carries, i.e., msb minus the sum of bits 2-through-the- lsb, down through bit 4 minus the sum of bits 5-through-the- lsb, can be trimmed using the procedure outlined below. a differential voltmeter capable of 1ootrrv full scale should be connected to v9g1 of the dac. this will resolve an lsb which at 18 bits is 38pv (10v range). a fluke 895,4, or equiv- alent is recommended. 1. bit 4 trim a. set bit inputs to 11110. . . . o. b. read the output voltage by nulling rhe voltmeter. c. set bit inputs to 11101 . . . . 1. d. read voltage by nulling voltmeter. this reading should be equal to that of step 1b plus 1lsb. adjust bit 4 if required (see 84, figure 6). 2. bit 3 trim a. set bit inputs to 1110. . . . o. b. read output voltage by nulling the voltmeter. c. set inputs to 1101 . . . . 1. d. read voltage by nulling the voltmeter. this reading should be equal to that of step 2b plus 1lsb. adjust bit 3 if required (see 83, figure 6). 3. bit 2 trim a. set bit inputs to 110 . . . . 0. b. read output voltage by nulling the voltmerer. c. set bit inputs to 101 . . . . 1. d. read voltage by nulling vokmeter. this reading should be equal to that of step 3b plus llsb. adjust bit 2 if required (see 82, figure 6), 4. bit 1 (msb) trim a. set bit switches to 100 . . . . o. b. read output voltage by nulling the voltmeter. c. set bit switches to 011 . . . . 1. d. read voltage by nulling voltmerer. this reading should be equal to that of step 4b plus 1lsb. adjust bit 1 (msb) if required (see msb, figure 6). if insufficient range exists on any adjustment, then a separate adjustrnent for the rygight of bits 5-through-the-lsb (see sum b5 -+ lsb, figure 6) should be performeil. this condition will probably not occur on bit 2, 3 and 4 but might occur on the msb. if adjusfinent of the sum of bits 5-through-the-lsb is made, the trim procedure for all bits should be repeated. ob- viously, since the procedure affects the weight of individual bits, it affects the overall gain of the dac. the final step should be adjustment of gain (user supplied adjustment ex- ternal to module, or pot at edge of mounting card). 1136=short ll35=open 1136=56ok 1138=330k 1138= 150k 1138= 2m 100k 100k 207 gain adjust tn753a l 1,",*o cw 2m erpola;- offset to pin 34 or pin 69 rr- tl 2m t- 3.01k 1% 50mw 00 69 46 dacl 136 dacl138 "^l 6( 494 nores: +lsvdc -15vdc common 1. all fixed resistors are 5% carbon comp, unless otherwise noted. 2. all potentiometers are 2o.turn infinite resolutton type. figure 4. gain and offset adjustments for unipolar mode, apply a digital input of all "1's" (com- plementary binary code for zero ourpur) and adjust the offset potentiometer until a 0.00000v ourput is obtained (see table i). once the appropriate offset adjustmenr has been made, apply a digital input of all "0's". adjust the gain potentiometer until the plus full scale output is obtained (see table i). for bipolar mode, apply a digital input of all "l's" (comple- mentary offset binary code for minus full scale) and adjust the offset potentiometer for the proper minus full scale output voltage (see table i). once the appropriate minus full scale adjustment has been made, apply a digital input of all "0's". adjust the gain potentiometer until the plus full scale outpur shown below is obtained. 3.01k 1% 50mw range unipolar: ov++lov ov--++5v bipolar: -1ov--r+10v -5v -+ +5v i all 11...1 0.ooooov 0.00000v ideal output *'--:-.' l dacl138 ; dac1136 i all 00...0 :+9.999962v +9.999848v :+4.99998iy +4.999924v l -lo.ooooov l+9.999934y +9.999695v -5.ooo0ov i+4.999962y ++.9998+8v -i- iadjust zero potl adjust gain pot to adjust, table l. full sale output .l
l+- outline dimensions and pin designations dimensions shown in inches and (mm). codi semiconductor manufactures a reference module called ceftavoltl with a 10 volt output accurate to 0.001%. this out- put is temperature compensated to within lppm/oc from +15-c to +5 5-c. the certavolt requires a power supply of +28v dc @ 2oma. to convert the +10 volt output of the cert- avolt to the +6 volt reguired by the dac, the circuit shown in figure 5 is recommended, i certavolt is a registered trade name by codi semiconductor. figure 5. daci136/1 138 with external precision reference optional card-mounted assembly analog devices offers an optional card-mounted assembly designed to provide optimum performance at the 18-bit level. as shown in figure 6, this 4 l/2" x 6" printed circuit card includes the appropriate dac gain and offset adjustment potentiometers, power supply bypass capacitors and input registers. the card-mounted assembly can be ordered with custom code-setting logic, external output amplifiers, and a deglitcher iv. 2.015 (51.181 max 0,1 grid (2.5) see note 2 0.500 112.7 | f- t.;as tas.gt-l i f,;l''*l i lttl i 16 lt i 0.150 (3.8r ) i +l fo.23o i i | (5.84) =i r-lfll -bit'i\ .r,t' i n {rvtsb}l i oero,r_ -tl a 0.16 dta (4.06) aottom of case notes: 1. ptns: 0.01910.001 0ta. 2. gridandmarkingsnsxttopinsare for referenceonly and do not appear on unit 3. pins27 and 29are notpresent on dac1'136, assembly instructions caution: this module is not an embedded assembly and is not hermetically sealed. do not subject to a solvent or water-wash process that would allow direct contact with free liquids or vapors. entrapment of contaminants may occur, causing performance degradation and permanent damage. install after any clean/wash process aod then only spot clean by hand. using an external 6v reference the dac1136/1138 can be operated with an external reference connected to pin 53 of the module. the current drain on the external reference will be 1.125ma in bipolar mode or o.125ma in unipolar mode (pin 46 should be left open and not grounded when using an external reference in the unipolar mode ). when an external reference is used, pin 52, (the output of the internal reference) is left open. w's indicate jumper positions. to isolate analog and digital ground w7 is omitted. w6 and wl,i are not installed when user desires 4.wire connection to j2 when either a 44k or 2341 amplifier is used. figure 6. card-mounted assembly. dimensions shown inches and (mm). vour o.,,u,o#6--) f r-i -+l o.3oo l-- 't7.621 ' oetail a (2/1 } oeg tv eos deglitcher o go b3 82r msa dac = :t:"' &::q .setting logic and deglitcher 22 -t ln
card-mounted assembly jumper designations the output voltage range, reference source, amplifier and de- glitcher configurations are programmed at the facrory by means of jumpers, resistors, and capacitors (see ordering guide for details). the mounting card can be programmed by the user, if necessary, as shown below. deglitcher iv the deglitcher iv is a precision high-speed, high-isolation sample-and-hold circuit which eliminates the glitches that occur whenever a dac is dithered through a major carry. su momentary transients can be of concern in applications such as high-resolution crt beam positioning, where glitch-free code transitions are ofren required for optimum display qud ity and legibility. oscilloscope photographs in figures 7a anr 7b below show the outpur of a dac1136 being dithered up and down through the major carry, between codes 1o0ooo0o0000oo0o and 01111111111.11111. in figure 7b, the deglitcher iv is turned on virrually etminating the glitches and allowing the 152trrv lsb step to be clearly seen. i l t output voltage range +10v r5v +1ov reference internal external amplifier internal externall deglitcher iv2 lnstall jumpers w10, w5 wl2, w5 w12, w3 lnstall jumpers w2 w1 install jumpers w4. w9 w8. wl3 w8, w15, w17, w18 i - --" 1*"----- ' deg. iv with ext a-p3 i w8, w14, w16 'k._* notes: i with a 234l amplifier install c7 (o.o11/f, 1o06, ceramic capacitor). with a 44k amplifier use a variable resistor (typ vilue x 499d1, o.1w, 1%) to adjust the output voltage for a lloorrv reading as measured between pins 69 and 34 of the dac (this step sets voltage compliance); install this value resistor (rl 3 position). 2with deglitcher iv remove r2o (1ooo) and replace the resistor with e jumper. 3 with deglitcher iv and a, 234l zrnplifier remove c6 (6.spf capacitor) and install: c7 (o.o1pf, 107o, ceramic capacitor), cf 8 (1oopf, 1o%, ceramic capacitor), cf7 (1ooopf, 1o7o, polystyrene capacitor) and replace r2o (1oo0) with a jumper, with deglitcher iv and a 44k amplifier perform the operation described in note 1, remove c6 (6,8pf capacitor) and install: c18 (1oopf, 1o%, ceramic capacitor), c17 (1ooopf, 10% polystyrene capacitor) and replace r2o (1ooo) with a jumper. figure 7a. dac1l36; major-carry dither without degtitch lv (bw = | mhz), vertical scale 0.2v/division connector j1 pin function pin function bit i strobf atr 2 btt 18 | w +5v +'t 5v f bit 6 z digital gnd h att 7 1-4 nc j bit 8 5 k bii9 tt in] erloct i tt1 r att t4 btl t5 bil 16 22 j1 mates w|th ctnch p.n. 251-22-30-160 (suppliedi. ' dacl 138 only connector j2 pin function \ialog sense low \log source low analog sense high cnaluu htsts. in/uu i a analog ref in/oiit b analog sense high d nc analog sotircf i ow f analog sense low j2 mates with cinch p.n. 251-06-30-160 (supplted). figure 7b. same major-carry dither with deglitcher lv (bw = lmhz), vertical scale,2001tv/division the deglitcher iv utilizes a proprietary sampling technique which isolates the output amplifier during the critical lops period immediately following a code change. the only dis- cernible difference in dac performance when used with deglitcher iv is a delay of approximately 1lps after the strobe goes hi before the (deglitched) dac output voltage starts slewing toward the new value. glitch adjustment there are two "glitch" adjustment potentiometers, accessi- ble on the card-mounted assembly. the adjustment on rhe card permits nulling of any track-to-hold offset, whereas th adjustment internal to the deglitcher iv allows for precise nulling of the hold-to-track transient. because of the near- infinite attenuation of the actual dac current glitches, no current?litch transient is visible on the output. for this reason, it is easiest to null the 2 deglitcher adjusrnents whilr strobing the card with a static digital input. mounting card connector designations -7-
input options the card-mounted assembly contains input registers. the input code ordered by the user is set at the factory by means of various jumpers in the logic circuitry. see ordering guide for details. since the card-mounted assembly contains input registers, the card requires a srrobe pulse circuit. strobe characteristics of input registers are: t_.| 1.-l l strobe pulse: one std. series 74ls load, leading- edge-triggered. positive pulse should remain hi for ) 1oons. 2. the digital inpur code can be changed at any rime up ro and including that instant when the strobe command goes hi. the card-mounted assembly for the dac1136/1138 allows for several user-selectable output configurations: 1. internal output amplifier inside the dac module. 2. analog devices model 234l; for low noise, low drift appli- cations (2pv, to. 11,rv/'c). 3. analog devices model 44k; available only with dacl136 recommended only for high speed or high current applications. 4. deglitcher iv with self-contained precision bi-fet outpur amplifier (ad542k). 5. deglitcher iv with mod,el 234l ourpur amplifier. 6. deglitcher iv with model 44k output amplifier (recommer with dacl136 only). when using an external amplifier, a four terminal output con- nection can be utilized on the card-mounted assembly in order to allow for compensation of connector contact re- sistance. \ j2 ib r1 3 . the actual transfer of the input code to the dac will occur - 3ps after the strobe command; during this 3ps the digital input code to the card assembly should not be changed, in order to prevent the possible coupling of logic noiselnto the dac output. ar b +3ps, the deglitcher is automatically enabled for the following - 8ps. thus there will be a delay of ry 1ltr,rs before the deglitched ourput srarts slewing to the new value. actual data transfer to the dac automatically occurs at to +3.1ps. output options -lf =is sense hi c source hl e - souncr lo analog comm. output circuit with optional amplifiers oac on mounting card note: 1. voltage drop between source lo and sense lo must observe current mode compliance limits for rated accuracy. 2. this connection scheme cannot be used with internal amplifier of the dac or with the aiviplifier internal to the deglitcher iv. figure 8. four-terminal output connections *vs-{t =,;jii"t -vs-1__j *vt-l-.5v .--l dig ita l comm. ordering guide when ordering the dacl136 or dacl138, order either: 1. module only: dac1136j dac1136k dac1136l DAC1138j DAC1138k 2. dacll36/1 138 as a card-mounted assembly: note 1: not avatlable for dac1136l, DAC1138j ano dac1i38k. sign plus mag 8in dac voltage reference deglitcher iv and 2341 -&


▲Up To Search▲   

 
Price & Availability of DAC1138

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X